

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## **IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

特開平8-125066  
〔公報〕

(13) 公成日 年成色区 (1996) 5月17日

181 lot 1.

MOUL 22/12

13

四月廿九 壬寅年四月廿九

F 1

江蘇省示教所

1 6921-48

NOV 23/12

(11) 出口毛 4 開頭是 6 = 2 1 1 6 3 6

(12) 比率 B 年度 6 月 / 1996 年 6 月

(1) 出版人 000002812

大日本印刷株式会社

東坡集卷之三

(11) 與明者 八本

五  
五  
五  
五  
五

卷之二

卷之三

高玉衡等著

卷之三


大日本印刷株式会社

(3) (免許のもの) 前記片止型半導体装置とそれに用いられるリードフレーム、及び前記片止型半導体装置の製造方法

(四七) (四九)

**【目的】** 更なる省電力止留半導体装置の高集成化、本規格化が求められている中、本規格は既述パッケージサイズにおけるチップの占率を上げ、半導体装置の小型化に対応させ、同時に従来のTSOP等の小型パッケージに類似であった更なる多ピン化を実現した省電力止留半導体装置を規定する。

〔放送〕 中部放送の電子制御の間に、半導体電子の電子と電気的に連絡するための内部電子部と、半導体電子の電子部の間に交叉して外部へと向く外部電路への接続のための外部電子部と、回路内部電子部と外部電子部とを連絡する回路リード部とを一本とした放電のリード部とを、地盤打撃利用を力として、固定して設けており、且つ、動的蓄積電荷への貯蔵のための半田からなる内部電極を耐火性のセリードの内部電子部に連結させ、少なくとも回路半田からならう外部電子部の一端に板面より外側に突出させて設けている。



(১৮৮৪-১৯০৫)

(は次第) エヌはエヌのエヌのエヌに エヌはエヌ  
のエヌとエヌ的にはエヌとエヌのエヌスエヌと、エヌは  
エヌのエヌのエヌへ進化してエヌへと向くが民國への  
進化のためのエヌエヌエヌと、既記内エヌエヌとたるエヌ  
部とを連結するはアリードエヌとモービーとしたリードエヌを  
複数回、先ほどの書類を介して、比較しておけり。  
且つ、回転基底エヌへの変換のためのエヌからなるエヌは  
エヌを同花種のモービーのエヌはエヌに置きさせ、少なくとも既記エヌからなるエヌを度の一部にモービーより九  
卦に取出させて置けていることを示すとテモヨリ止々  
モ高は空空。

〔註次第2〕 「ガス臭」において、本題は主子の匂子は半題は主子の匂子匂の一九の匂の匂の匂中心部以上にそって配属されており、リード點は匂子の匂子を放しように対向し前記一九の匂にはいさけられていることを背景とする出題封止型半題な問題。

〔は次項〕 キヨハチ子の母子と云ふ間に口傳するた  
めの内蔵皇子説と、外蔵皇子説と口傳するための内蔵皇子  
説と、外蔵皇子説との三説を口傳するが、リード部とを一  
つとし、内蔵皇子説を、内蔵皇子説を、内蔵皇子説を  
口傳する。リードフレーム説から口傳する一方向説に突出  
させ、対向し先祖歌詞にて道は歌を口傳する一方  
の内蔵皇子説を口傳せられており、且つ、名内蔵皇子説の  
側面で、はくリード部と並なし、一冊として全体を口傳  
する外に歌を口傳していることを内蔵皇子説と口傳するリードフレー  
ム

けられた辻井町と門脇は、リードフレームの内側に  
かれた気泡がエビネキテの音ニ似にくちようにして、  
経月毎日をかして、リードフレーム空氣ニモガラニテヘ  
居たる工は、(C) リードフレームのかね民モモヒ不  
良の部分モ門脇を全型によりの駆除する工は、  
(D) キヌハモ子の母子郎と、切紙されて、モロニキテ  
へ石取られた内田ヨシ郎の先祖郎とモワイアボンティン  
グしたはに、所産によりた区间内鉄道のみを内田に由出  
コマヤハモモ野口する工は、(E) 駅12月1日に由出した  
内田ヨシ郎にキ田からなるモ駅舎場を作成する工は、  
モモヒことを内田とすモ駅舎場作成する工の名を  
左。

## (見明の正確な説明)

100011

**【最高上の財産分割】** 実業家は、本店の株式を所有する  
財産分割の形態が実業（プラスチックパッケージ）に  
し、同時に、支店を独立させ、また、多拵に分  
けうる財産とその独立性方に及ぶ。

00021

表面実装技術の進歩により、半導体パッケージは、本質的化、小型化の進歩と電子機器の高機能化と品質の最小化の傾向(図1)から、LSIのASICに代替されるようになり、また本質化、高機能化になってきている。これに伴い、リードフレームを用いた対応型の半導体封装パッケージにおいても、その実現のトレンドSOJ (Small Outline J-Lead Package)やQFP (Quad Flat Pack)のような四辺不对称型のパッケージモードTSOP (Thin Small Outline Package)の出現による扁平化を中心としたパッケージの小型化へ、さらにはパッケージ内部の3次元的なチップ配置の構造向上を目的としたLOC (Lead On Chip)の技術へと進化してきた。しかしながら対応型半導体封装パッケージには、本質化、高機能化とともに、更に一層の多ビン化、扁平化、小ロット化のニーズがあり、上記要素のパッケージにおいてもチップ部分のリードの引き回しがあるため、パッケージ化に難界が見えてきた。また、TSOP等のパッケージにおいては、リードの引き回し、ピンピッチの多ビン化に拘りしても難界が見えてきた。

637

光明が最後しようとする原因) 上記のように、更なる  
販売店販賣本部基盤の本質化、本質化がよりられ  
おり、製造販賣本部基盤パッケージの一層の多ビ  
化、複雑化、小型化が求められている。本見明は、こ  
のような状況のとし、本部基盤パッケージサイズにお  
けるチャップの占有率を上げ、本部基盤の小型化に力む  
と、国際基盤への実質基盤を実現できる。然る、國  
際基盤への実質基盤も向上させらことがでから販賣本部  
基盤と改良しようとしたのである。この

に従事の T-SOP 等の小量ハッケーノに因縁であった東  
なら多ビン化も実現しようとするとこうしてとう。

10004

〔ははを成長するための年次〕本年度の定期刊行会員登録には、年齢は男子の女子部の面に、年齢は女子の男子との間に混載するための内装電子書と、年齢は女子の女子部の面へ区別して外部へと向かう外装封筒への用紙のための外装電子書と、前記内装電子書と外装電子書とを混載する複数リード部とを一冊とした仕組のリード部とを、起始は専用扉を介して、配置して置いており、且つ、内装電子書への分区のための本田からなる内装電子書を内装電子書の各リードの内装は子書に適用させ、少なくとも前記本田からなる内装電子書の一冊は既存版より外部に露出させて置いていることを特徴とするものである。尚、上記において、内装電子書と外装電子書とを一冊とした仕組のリード部の配列を年齢は女子の女子部面上に二段的に配列し、外装電子書をキーボードにて選択することによりBCA(Bell-Crisp-Artis)タイプの定期刊行会員登録は実現とすることとして

190051

は車両外端子の電子部の一対の刃の刃中心部線上にそって配置されており、リード部は車両の電子を抜むように対向し先端一対の刃に沿い抜けられていることを特徴とするものである。また、本発明のリードフレームは、断面封止型半導体装置用のリードフレームであつて、半導体電子の電子と電気的に接続するための内部電子部と、外部回路と接続するための外部電子部と、内部電子部と外部電子部とを区別するリード部とを一体とし、該外部電子部を、接着リード部を介して、リードフレーム面から直角又は一方に向かって突出させ、内側に先端部同士で連絡部を介して接続する一対の内部電子部を形成させており、且つ、各内部電子部の外側で、直角リード部と通じし、一端として全部を区別する形態を取っていることを特徴とするものである。尚、上記リードフレームにおいて、内部電子部と外部電子部とそれを接続する接着リード部とを一体とした組みを接着リードフレーム面に二次元的に配列するして構成することにより BGA (Ball Grid Array) タイプの断面封止型半導体装置用のリードフレームとすることもできる。

{ 0 0 0 6 }

は、半導体電子の電子網の間に、半導体分子の電子と電気的に結び下さるための内部電子網と、半導体電子の電子網の間に位置して外部へと向く外部電極への回りのための外部電子網と、並に内部電子網と外部電子網とを結ぶする接続リード線とを一組とした電気のリード線とを、地盤整備構造を介して、図示して置けており、且つ、地盤高程等への適正のための半導体からなる外部電極を既に完成したリード線のプロセス段階に置かれてお

は、(A) から( E )までの五つの工程の一覧に記載するところの、(A) まで並行して行なつていう點が特徴である。すなはち、(A) ニッティング加工にて、エヌビイ電子の電子子と合算的に山崎工場の内蔵電子部と、元田電機と連携するための外蔵電子部と、おどり内蔵電子部とケルビニ電子部とを並行して行なうリード部とを一組とし、(B) 外蔵電子部と、(C) リード部を介して、リードフレーム面から裏欠する一方片面に取出され、内向し矢印表示にて裏欠部を介して行なう( D )の内蔵電子部を接着させており、且つ、さたば電子部の内側で、接続リード部と接続し、一組として電子部を構成するため底面を並行して行なうリードフレームを作成する工程。(B) の記述リードフレームの内蔵電子部側でない面(正面)に端子部を設け、(D) 部位を全型により、内向する内蔵電子部端子部を取付する端子部とは裏面に内向する位置に並びられた地元とセメントと、リードフレームの内側にかけられた部分(本体は電子の電子部にくるようにして、内記述部を接着して、リードフレーム全体を複数の上部へ広げて行なう工程。(C) リードフレームの内側部をさむ不要の部分をさむを主因により内蔵電子部を接続する工程。(D) 本体部裏の電子部と、切取されて、本体部は電子部へ広げられた内蔵電子部の先端部とをワイヤボンディングした後に、既により内蔵電子部ののみを内蔵部に取出させて全体を封する工程。(E) 記述外側に取出した外蔵電子部面に由からなる外蔵電子部を作成する工程。とをさむことをとするものである。

00073

【作用】本発明の所指制止型半導体装置は、上記のような構成にすることにより、半導体部品パッケージサイズにおけるチップの占有率を上げ、半導体部品の小型化に対応できるものとしている。即ち、半導体部品の外部基板への実装面積を低減し、圧電基板への実装密度の向上を可能としている。詳しくは、内部電子部、外部電子部とを一体とした複数のリード部を半導体電子部に接着する形でガーネットとして固定し、外部電子部電子部に半導体からなる外部電極部を直接接続させていることより、部品の小型化を達成している。そして、上記半導体からなる外部電極部を、半導体電子部に沿平行な面で二次元的に配列することにより、半導体部品の多ピン化を可能としている。半導体からなる外部電極部を半導体ボールとし、二次元的には外部電極部を配列した場合にはBCGAタイプとなり、半導体部品の多ピン化に成功してある。また、上記において、半導体電子部の端子が半導体電子部の電子部の一対の辺の端中心部線上にそって配置され、リード部は複数の端子を挟むように内に向じれ又一対の辺に沿い掛けられており、簡単な構造とし、実装性に適した構造としている。本発明のリードフレームは、上記のような構成にすることにより、上記所指制止型半導体装置の用途を可能とするものであろうが、過去のリードフレームと同様のエンデ

とがでます。二部構造部品を用いた場合は、上花リードフレームを用いて、リードフレームのカスコ子供用でない面（正面）に絶縁層を設け、絶縁層により、力向する内部電子部同士を絶縁する機能とは裏腹に力向する位置に付けられた絶縁層とを打ち抜き、リードフレームの打ち抜かれた部分が半導体電子の端子側にくるようにして、前記構造を介して、リードフレーム全体をモニタ子へ貼り付し、リードフレームの外側部をさび不足の部分を行き来せることにより切削加工することにより、内部電子部とモニタ子を一體とした組合せを又は面上に貼り付した。これより、半導体電子の小型化が可能となり、多ピン化が可能な絶縁層貼付型半導体の作成を可能としている。

## 【0008】

【実施例】本発明の絶縁層貼付型半導体装置の実施例を以下、図にそって説明する。図1（a）は本実施例の絶縁層貼付型半導体装置の断面構造であり、図1（b）は裏面の断面構造である。図1中、100は絶縁層貼付型半導体装置、101はモニタ子部、102はリード部、102Aは内部電子部、102Bは外部電子部、102Cは内花リード部、101Aは双子部（ハッド部）、103はワイヤ、104は絶縁層貼付部、105は被覆部、106は半田（ペースト）からなる外花電子部である。本実施例の絶縁層貼付型半導体装置は、絶縁するリードフレームを用いたもので、内部電子部102A、外部電子部102Bを一体とした半空型のリード部102を多角形モニタ子101上に絶縁層貼付104を介して貼り付し、且つ、外部電子部102B先に半田からなる力向部を貼付部105より内側へ突出させて設けた。パンケージ筐体が粘着導体装置の面に接着する絶縁層貼付型半導体装置であり、同時に裏板へ貼り付ける面には、半田（ペースト）を塗布、固化して、外部電子部102Bが裏板面と電気的に接続される。本実施例の絶縁層貼付型半導体装置は、図1（b）に示すように、モニタ子部101の電子部（ハッド部）101Aはモニタ子の中心部にはとみ内側にして2回折り、中心部Lに沿って配置されており、リード部102も、内部電子部102Aが外部電子部（ハッド部）に貼った位置にモニタ子部101の面の内側に中心部Lを読み対応するように配置されている。外部電子部102Bは内部電子部102Aから相対リード部102Cを介して貼り付けて設けし、ほぼモニタ子部の面積までに貼った位置でモニタ子部に垂直する方向に、力向リード部102CがL字に並がり、外部電子部102Bはその先に設けし、モニタ子部の面に平行な正方形で一辺元の4倍102Dの距離を設けている。即ち、中心部Lを読み2角の力向部102Dの距離を設けている。そして、モニタ子部に追加させ、半田（ペースト）からなる力向部を101モニタ子部105より内側へ突出させて設けている。絶縁層貼付104としては、100レーベルのボリード系の熱可塑性樹脂HM122C（日本合成ゴム）

と同様のものが、他に、シリコンエポリイミドTAITIS（日本ヘーキライト株式会社）やセラフィック樹脂HCG5200（日立化成工業株式会社）等が使用される。上記実施例では、半田ペーストからなる力向部であるが、この部分は半田ボールに代えてしまい、又、本実施例の絶縁層貼付型半導体装置は、上記のように、パンケージ筐体が粘着導体装置の裏板に貼り付く、同時に小変形されたパンケージであるが、読み方向について、L1、0mm以下にてることかで、反対し円周に進風で走らしのTである。本実施例においては力向部をモニタ子部の電子部（ハッド部）に貼り2角に配置したが、本場合はモニタ子の電子部を二段元的に配置し、内部電子部と外部電子部との一体となった組みを加算。本場合はモニタ子の電子部を二段元的に配置してではなくことにより、モニタ子の、一層の多ピン化に十分がである。

【0009】次いで、本実例のリードフレームの本実施例を示す。既にしとづいて説明する。本実施例リードフレームは、上記実施例半導体装置に用いられたものである。図2は本実施例リードフレームの平面図を示すので、図2中、200はリードフレーム、201は内部電子部、202は外部電子部、203は相対リード部、204は直角部、205は内花部である。リードフレームは428金（Ni $\times$ 2%のFeと合金）からなり、リードフレームの厚さは、内部電子部のところ直角部で0.05mm、外部電子部のところ直角部で0.2mmである。内部電子部のためする元半田用士を蓄積する直角部205も円柱（0.05mm厚）に形成されており、直角205の底面を絶縁する間に打ち込まれて直角にて打ち立てし高い強度となっている。本実施例では外部電子部202は丸状であるが、これに規定はされない。また、リードフレーム形状として428金を用いたがこれに規定されない。既往までしとづいて、

【0010】次に、上記実施例リードフレームの製造方法を圖に示す。図4は本実施例リードフレームを複数した工具を示したものである。先ず、428金（Ni $\times$ 2%のFeと合金）からなる、厚さ0.2mmのリードフレーム板厚300を切断し、この板面を表面研磨を行いR $\times$ 内花部切削した（図4（a））後、リードフレーム板厚300の両面に前段のレジスト301を塗布し、乾燥した。（図4（b））。

次いで、リードフレーム板厚300の両面から所定のパターン板を用いてレジストの所定の部分のみに露光を行った後、現像処理し、レジストパターン301Aを形成した。（図4（c））

再レジストとてしは東京応化半導体のニガ酸銀めレジスト（PNEKレジスト）を使用した。次いで、レジストパターン301Aを耐酸性被膜として、S $\times$ C、48ボーメのセラフィック樹脂にて、リードフレーム板厚300の両面からスピリットエッティングして、内花部は

の平野区が図2に示すカセットフレームを用意した(図3(c))。図2(b)のは、図2(a)～(c)における既往区である。このは、レジストを外出したは、洗浄処理を施したは、既往の区(内部電子部も含む領域)のみに全メッシュ処理を行った。(図3(c))。尚、上記リードフレームの製造工程においては、図2(b)に示すように、片側面と両側面を形成するため、内部電子部から外側からのエッチング(図4)を多く行い、反対側面からは少なめにエッチング(図5)を行つた。また、セラミックに代え、片メッシュやパラジウムメッキでも良い。上記のリードフレームの圧延方法は、1ヶの半圓は又は半圓を内側にするために必要なリードフレーム1ヶの圧延方法であらが、通常は半圓の区から、リードフレーム半圓をエッチング加工するは、図2に示すリードフレームを複数個面付けした状態で作成し、上記の工程を行う。この場合は、図2に示す外側面203の一部に電極するねは(表示していない)をリードフレームの外側に並けて並付けはせどする。

(0011) 次に、上記のようにして作成されたリードフレームを用いた。本発明の実用性止止半導体装置の圧延方法の実用性止止半導体装置の製造工程を示すものである。図3に示すようにして作成されたリードフレーム400の内部電子部402を底板(基板)と對向する裏面に、ボリミド系熱硬化型の絶縁被覆材(テープ)401(自立化成株式会社製、HM122C)を、400°C、6Kg/m<sup>2</sup>で1.0カ充圧をしてはりつけた(図4(a))。このは多の平野区を図5に示す。このは片側面を全面405A、405Bにて(図4(b))。片側面を全面する内部電子部の先端部をはるはるは403と。その部分の絶縁被覆材(テープ)401とモルちはいた。(図4(c))

大いで、片側面をおよび圧縮充満406A、406Bを用い、内部電子部404を含む不規の部分を切り離しは。實用性止止したは行ってても良い。この場合には、通常の半圓リードフレームを用いたOFPパッケージ等のようにダムバー(B示していない)をはけるを良い。リードフレーム400の内部電子部401へはりした後、ワイヤー414により、半導体電子の電子(パンド)411Aとリードフレーム400の内部電子部401Aとを電気的に接続した。(図4(d))

その後、所定の食器を用い、エポキシ系の樹脂415でリードフレーム400の内部電子部410Bのみを露出させて、全面を封止した。(図4(e))

ここでは、半圓の半圓(表示していない)を用いたが、

既往の區(内部電子部)を用いて内側にモルはるはるしないにを費さない。ないで、封止されている内部電子部410B上に半圓ベーストをスクリーン印刷により塗布し、半圓(ベースト)からなる内側電子部410をはりし、本実験の樹脂注入型半導体装置を作成した。(図4(f))

又、半圓からなる内側電子部410の半圓は、スクリーン印刷に規定されるものではなく、リフロー等にボッティング等でも、内部電子部と半圓はまととの形状にそぎな直の半圓がはらわれれば良い。

(0012)

(発明の効果) 本発明は、上記のように、更なる簡便化止止型半導体装置の高集成化、高集成化が求められる技術のものと、半導体装置パッケージサイズにおけるチップの占有面を上げ、半導体装置の小型化に対応させ、内部電子部への実装面積を飛躍でも、即ち、内部電子部への実装面積を向上させることができるとは半導体装置の実装を可能としたものであり、同時に今までのTSOP等の小型パッケージに困難であった更なる多ピン化を実現した実用性止止型半導体装置の実現を可能としたものである。

(図面の序文) (図1) 本発明の樹脂注入型半導体装置の断面及び背面図

(図2) 実用性止止型リードフレームの平面図

(図3) 実用性止止型リードフレームの製造工程図

(図4) 実用性止止型半導体装置の製造工程図

(図5) 実用性止止型リードフレームに絶縁被覆材をはりつけた状態の平面図

(符号の説明)

100 実用性止止型半導体装置

101 半導体電子

101A 内部電子部

102 リード部

102A 内部電子部

102B 内部電子部

102C 内部電子部

103 ワイヤ

104 絶縁被覆材

105 背面部

106 半圓(ベースト)からなる内側

200 リードフレーム

201 内部電子部

202 内部電子部

203 カスリード部

204 運び部

205 内部部

206 リードフレーム部


207 レジスト

303A 内部電子部  
 303B 内部電子部  
 304 運行部  
 305 バーメンチ部  
 306 本体部  
 400 リードフレーム  
 401 磁気記録部(テープ)  
 402 内部電子部  
 403 送り部


RM48-125066

405A, 405E 1750モード  
 406A, 406B 本体内部電気回路  
 410 リード部  
 410A 内部電子部  
 410B 内部電子部  
 410C 送りリード部  
 411 本体電子部  
 411A フィヤー  
 415 電源


(B1)




(B2)




(図3)



(図4)



(図5)



Japanese Patent Laid-Open Publication No. Heisei 8-125066

(TITLE OF THE INVENTION)

Resin Encapsulated Semiconductor Device, Lead Frame  
5 Used Therein, and Fabrication Method for the Resin  
Encapsulated Semiconductor Device

(CLAIMS)

1. A resin encapsulated semiconductor device  
10 comprising:

a semiconductor chip;  
a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and

25 outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

5        2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip,  
10      and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

15        3. A lead frame comprising:

a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to  
20      be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;

25        each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15        4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the  
20        leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow 5 the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner 10 terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and 15 outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a 20 fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the 25 connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

(B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions,  
5 punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead  
10 frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;

(C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching  
15 dies, thereby removing the cut-off portions;

(D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface  
20 of the lead frame toward the outer terminal portions to be externally exposed; and

(E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

## (DETAILED DESCRIPTION OF THE INVENTION)

## (FIELD OF THE INVENTION)

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

## 10 (DESCRIPTION OF THE PRIOR ART)

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and 15 miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor 20 device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Thin 25 Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal three-dimensional package structure. In addition to an increase in integration degree and improvement in performance, there  
5 has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a  
10 structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices.  
20 Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with  
25 a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT MATTERS]

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be  
5 embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the  
10 semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair  
15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed  
20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a  
25 semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded  
5 in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect  
10 the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the  
15 entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a  
20 two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The present invention is also characterized by a method for fabricating a semiconductor device including a  
25 semiconductor chip, a plurality of leads fixedly attached

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be 5 electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead 10 portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the 15 outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one 20 of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions 25 of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

encapsulating the semiconductor chip and the lead frame by  
a resin while allowing a surface of the lead frame toward  
the outer terminal portions to be externally exposed; and  
(E) forming outer electrodes made of solder on the exposed  
5 lead frame surface toward the outer terminal portions.

(FUNCTIONS)

With the above mentioned configuration, the resin  
encapsulated semiconductor device of the present invention  
10 can increase the occupancy degree of the chip while  
achieving a miniaturization thereof. That is, the resin  
encapsulated semiconductor device is capable of reducing  
the mounting area thereof on a circuit board and achieving  
an improvement in the mounting density thereof on the  
15 circuit board. In particular, the present invention  
achieves a miniaturization of the semiconductor device by  
fixedly attaching a plurality of leads each including an  
inner terminal portion and an outer terminal portion  
integral with each other to a surface of a semiconductor  
20 chip by an insulating adhesive layer interposed between the  
semiconductor chip and the leads, and connecting outer  
electrodes made of solder to the outer terminal portions,  
respectively. Also, the present invention achieves an  
increase in the number of pins in the semiconductor device  
25 by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of the above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

the connecting portions adapted to connect facing ones of  
the inner lead portions to each other along with portions  
of the insulating layer respectively arranged at regions  
corresponding to the connecting portions by use of punching  
5 dies, aligning the punched portions of the lead frame with  
the terminals of the semiconductor chip, and mounting the  
entire portion of the lead frame on the semiconductor chip  
by the adhesive interposed therebetween, and cutting off  
unnecessary portions of the lead frame including the outer  
10 frame portion by use of punching dies, thereby removing the  
cut-off portions. Thus, a plurality of leads each  
including an inner terminal portion and an outer terminal  
portion integral with each other are mounted on a  
semiconductor chip. Accordingly, the present invention  
15 makes it possible to achieve a miniaturization of  
semiconductor devices. In accordance with the present  
invention, it is also possible to fabricate a resin  
encapsulated semiconductor device having an increased  
number of pins.

20

## (EMBODIMENTS)

Hereinafter, embodiments of the present invention  
associated with resin encapsulated semiconductor devices  
will be described in conjunction with the annexed drawings.

25 Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 1B, the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor 10 device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is 15 attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this 20 semiconductor device is mounted on a circuit board, the 25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of the semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip 101. That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line L. As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

each lead and outwardly exposed from the resin encapsulate  
105.

For the insulating adhesive 104, a polyimide-based  
thermoplastic adhesive having a thickness of 100 µm (HM122C  
5 manufactured by Hitachi Chemical Co., Ltd.) is preferably  
used. Alternatively, a silicon denaturalized polyimide  
adhesive (ITA1715 manufactured by Sumitomo Bakelite Co.,  
Ltd.) or a thermosetting adhesive (HG5200 manufactured by  
Tomoekawa Papermaking Co., Ltd.) may be used. Although  
10 outer electrodes made of solder paste are used in the  
illustrated embodiment, solder balls may be used.

As mentioned above, the resin encapsulated  
semiconductor device according to the illustrated  
embodiment has a package area substantially equal to the  
15 entire area thereof. That is, the illustrated embodiment  
of the present invention provides a package having a  
compact structure in regard to area. In accordance with  
the present invention, a thinned package structure can also  
be provided in that it is also possible to reduce the  
20 package thickness to about 1.0 mm or less. Although the  
outer electrodes have been described as being arranged in  
two lines along the contacts (pads) of the semiconductor  
chip, they may be arranged in a two-dimensional fashion.  
This is achieved by arranging contacts of the semiconductor  
25 chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to  
5 fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the  
10 above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the  
15 outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in  
20 the fabrication of the semiconductor device, as described  
25

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoresist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m<sup>2</sup> for 1.0 second (Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d).  
5 The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion  
10 of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in  
15 QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the  
20 semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.